GBT Files Patent For ICs Layout Automatic Correction of Geometrical Design Rules System

Author's Avatar
Jun 22, 2021

The technology aims for significant reduction of microchip’s layout design cycle; particularly, in advanced nanometer ranges, 7nm and below, enabling faster chip’s design and manufacturing cycle